6. System Interface Operations
Each external coherency request that targets an R10000 results in a processor coherency state response. Additionally, each external intervention request that targets the R10000 and hits a DirtyExclusive secondary cache block results in a processor coherency data response.
External coherency requests and the corresponding processor coherency state responses are handled in FIFO order.